| GHz EMI Characteristics of 3D Stacked Chip PDN with Through Silicon Via (TSV) Connections |
|
Jun-So Pak1, Jong-Hyun Cho1, Joo-Hee Kim1, Ki-Young Kim1, Hee-Gon Kim1, Jun-Ho Lee2, Hyung-Dong Lee2, Kun-Woo Park2, Joung-Ho Kim1 |
1Dept. of Electrical Engineering, KAIST
2Advanced Design Team, Hynix Semiconductor Inc. |
|
|
|
|
|
| Abstract |
|
GHz electromagnetic interference (EMI) characteristics are analyzed for a 3dimensional (3D) stacked chip power distribution network (PDN) with through silicon via (TSV) connections. The EMI problem is mostly raised by P/G (power/ground) noise due to high switching current magnitudes and high PDN impedances. The 3D stacked chip PDN is decomposed into P/G TSVs and vertically stacked capacitive chip PDNs. The TSV inductances combine with the chip PDN capacitances produce resonances and increase the PDN impedance level in the GHz frequency range. These effects depend on stacking configurations and P/G TSV designs and are analyzed using the P/G TSV model and chip PDN model. When a small size chip PDN and a large size chip PDN are stacked, the small one's impedance is more seriously affected by TSV effects and shows higher levels. As a P/G TSV location is moved to a corner of the chip PDNs, larger PDN impedances appear. When P/G TSV numbers are enlarged, the TSV effects push the resonances to a higher frequency range. As a small size chip PDN is located closer to the center of a large size chip PDN, the TSV effects are enhanced. |
| Key words:
GHz EMI, 3D, Chip-PDN, 3D IC, TSV, Stacking Configuration |
|
PDF Links
Full text via DOI
Download Citation
