J Korean inst Electromagn Sci Search


J Electromagn Eng Sci > Volume 7(4); 2007 > Article
Journal of the Korean Institute of Electromagnetic and Science 2007;7(4):147-153.
DOI: https://doi.org/10.5515/JKIEES.2007.7.4.147   
Analog Predistortion High Power Amplifier Using Novel Low Memory Matching Topology
Jang-Heon Kim1, Young-Yun Woo2, Jeong-Hyeon Cha3, Sung-Chul Hong2, Il-Du Kim1, Jung-Hwan Moon1, Jung-Joon Kim1, Bum-Man Kim1
1Department of Electrical Engineering, Pohang University of Science and Technology(POSTECH)
2Telecommunication R & D Center, Samsung Electronics Company Ltd.
3XRONet Corporation
This paper represents an analog predistortion linearizer for the high power amplifier with low memory effect. The high power amplifier is implemented using a 90-W peak envelope power(PEP) LDMOSFET at 2.14-GHz and an envelope short matching topology is applied at the active ports to minimize the memory effect. The analog predistortion circuit comprises the fundamental path and the cuber and quintic generating circuits, whose amplitudes and phases can be controlled independently. The predistortion circuit is tested for two-tone and wide-band code division multiple access(WCDMA) 4FA signals. For the WCDMA signal, the adjacent channel leakage ratios(ACLRs) at 5 MHz offset are improved by 12.4 dB at average output powers of 36 dBm and 42 dBm.
Key words: Ajacent Channel Leakage Ratio(ACLR), Linearization, Memory Effect, Predistortion, Wide-Band Code Division Multiple Access(WCDMA)
Share :
Facebook Twitter Linked In Google+
METRICS Graph View
  • 3 Crossref
  • 64 View
  • 0 Download
Related articles in JEES


Browse all articles >

Editorial Office
#706 Totoo Valley, 217 Saechang-ro, Yongsan-gu, Seoul 04376, Korea
Tel: +82-2-337-9666    Fax: +82-2-6390-7550    E-mail: admin-jees@kiees.or.kr                

Copyright © 2018 by The Korean Institute of Electromagnetic Engineering and Science. All rights reserved.

Developed in M2community

Close layer
prev next