![]() |
500 MS/s 4-Bit Flash ADC with Complementary Architecture
Hyun-Yeop Lee, Eun-Ho Song, Yun-Seong Eo, Choon-Sik Cho, Young-Jin Kim
J. Electromagn. Eng. Sci. 2024;24(1):98-107. Published online 2024 Jan 31 DOI: https://doi.org/10.26866/jees.2024.1.r.209
|
Citations to this article as recorded by
Design of Flash analog-to-digital converter based on MoS2 FET
Ashkan Horri
Integration.2025; 101: 102308. CrossRef A Code-Search-Based Accuracy Calibration Technique for Delay Line Based ADC in Digital DC-DC Converter
Peng Zhao, Yibin Huang, Panpan Zhang, Chongjun Ji
IEICE Electronics Express.2024;[Epub] CrossRef
|